621 - 630 of 693
sop8 high output transceivers
Selling leads
|
... Parameters Supporting DisplayPort Dual-Mode Standard Version 1.1 Adaptive Receiver Equalizer and Programmable Fixed Equalizer up to 16.5 dB High ...
2024-12-09 22:37:47
|
|
...HDMI Driver On-Chip Current Regulator with 55-mA Current Output Supports All HDMI 1.3 and HDMI 1.4b Data Rates (–3 dB Frequency > 3 GHz) 0.8-pF ...
2024-12-09 22:37:47
|
|
...Output Skew; 1-ns Max – Low Pulse-Width Distortion (PWD); 1-ns Max – Low Jitter Content; 1 ns Typ at 150 Mbps 50 kV/μs Typical Transient Immunity ...
2024-12-09 22:37:47
|
|
... < 1 mA High Receiver Hysteresis for Noise Immunity (60 mV Typical) 1/8 Unit-Load (Up to 256 Nodes on the Bus) Bus-pin ESD Protection Exceeds 15 kV ...
2024-12-09 22:37:47
|
|
... Response – 2 μs (Typical) 70-mΩ (Typical) High-Side N-Channel MOSFET Operating Range: 4.5 V to 5.5 V Deglitched Fault Reporting (FLTx) Selected ...
2024-12-09 22:37:47
|
|
... – 130 mA to 1400 mA (Typical) Accurate 20% Current Limit at 1.4-A Setting Powers up to Two Standard USB Ports Auxiliary 5.1-V Output Fast ...
2024-12-09 22:37:47
|
|
...125°C VIN Range from 4.5V to 75V High-Side Adjustable Current Sense 2-Ω, 1-A Peak MOSFET Gate Driver Input Undervoltage and Output Overvoltage ...
2024-12-09 22:37:47
|
|
... 400-kHz Switching 125 FITs at 55oC ±10% Input Range Short-Circuit Protected 5-V, 12-V, and 24-V Inputs 3.3-V and 5-V Outputs High Efficiency 2
2024-12-09 22:37:47
|
|
...-bank for improved performance. The synchronous DRAMs achieve high-speed data transfer using pipeline architecture. All inputs and outputs signals ...
2024-12-09 22:37:47
|
|
... DRAMs achieve high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input. ...
2024-12-09 22:37:47
|