2301 - 2310 of 2548
low voltage power mosfet
Selling leads
|
...delays - As low as 13 μA quiescent current • Industry’s best 0.18 micron CMOS CPLD - Optimized architecture for effective logic synthesis. Refer to ...
2024-12-09 21:44:49
|
|
... - As fast as 5.7 ns pin-to-pin delays - As low as 13 μA quiescent current • Industry’s best 0.18 micron CMOS CPLD - Optimized architecture for ...
2024-12-09 21:44:49
|
|
... - As fast as 5.7 ns pin-to-pin delays - As low as 13 μA quiescent current • Industry’s best 0.18 micron CMOS CPLD - Optimized architecture for ...
2024-12-09 21:44:49
|
|
... as 3.8 ns pin-to-pin logic delays - As low as 12 μA quiescent current • Industry’s best 0.18 micron CMOS CPLD - Optimized architecture for ...
2024-12-09 21:44:49
|
|
...delays - As low as 13 μA quiescent current • Industry’s best 0.18 micron CMOS CPLD - Optimized architecture for effective logic synthesis. Refer to ...
2024-12-09 21:44:49
|
|
...delays - As low as 13 μA quiescent current • Industry’s best 0.18 micron CMOS CPLD - Optimized architecture for effective logic synthesis. Refer to ...
2024-12-09 21:47:39
|
|
... as 3.8 ns pin-to-pin logic delays - As low as 12 μA quiescent current • Industry’s best 0.18 micron CMOS CPLD - Optimized architecture for ...
2024-12-09 21:51:15
|
|
... - As fast as 7.1 ns pin-to-pin delays - As low as 14 μA quiescent current • Industry’s best 0.18 micron CMOS CPLD - Optimized architecture for ...
2024-12-09 21:52:05
|
|
... - As fast as 7.1 ns pin-to-pin delays - As low as 14 μA quiescent current • Industry’s best 0.18 micron CMOS CPLD - Optimized architecture for ...
2024-12-09 21:52:05
|
|
...15pF shunt capacitance ■ ≥ 100GΩ I/O isolation resistance As an analog switch: ■ Extremely low offset voltage ■ 60 Vpk-pk signal capability ■ No ...
2024-12-09 22:19:04
|