61 - 70 of 310
icm7555c clock timer ics
Selling leads
|
... • Bidirectional data strobe per byte of data (DQS) • Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle • ...
2024-12-09 22:42:04
|
|
Features • Up to 5 timers – Up to two16-bit timers, each with up to 4 IC/OC/PWM or pulse counter – 2 watchdog timers (Independent and Window) – ...
2024-12-09 21:22:44
|
|
...IC Display Interface IC 10/12-Bit FPD-Link III SER/DES 1 Features 10-MHz to 100-MHz Input Pixel Clock Support Single Differential Pair Interconnect ...
2024-12-09 22:37:47
|
|
...IC Display Interface IC 10/12-Bit FPD-Link III SER/DES 1 Features 10-MHz to 100-MHz Input Pixel Clock Support Single Differential Pair Interconnect ...
2024-12-09 22:37:47
|
|
...timers, 2 ADCs, 6 communication interfaces Features ■ Core: ARM 32-bit Cortex™-M3 CPU – 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) ...
2024-12-09 22:37:59
|
|
... I/O Ports – Three 16-bit Timer/Counters – 256 Bytes Scratchpad RAM • High-speed Architecture • 40 MHz at 5V, 30 MHz at 3V • X2 Speed Improvement ...
2024-12-09 22:59:53
|
|
...IC 64Mb (4M x 16) Parallel 143MHz Description ISSI's 64Mb Synchronous DRAM is organized as1,048,576 bits x 16-bit x 4-bank for improved performance...
2024-12-09 22:37:47
|
|
Flash Memory Chip IC Microchip SST25VF080B 8 Mbit SPI Serial Flash With High Speed Clock Frequency GENERAL DESCRIPTIONS 25 series Serial Flash family ...
2024-12-09 22:37:47
|
|
... IC Chips , popular complex integrated circuits FEATURES • PC100-, and PC133-compliant • Fully synchronous; all signals registered on positive edge ...
2024-12-09 22:42:04
|
|
... Features • PC100- and PC133-compliant • Fully synchronous; all signals registered on positive edge of system clock • Internal pipelined operation; ...
2024-12-09 22:42:04
|