251 - 260 of 287
lm358p power amplifier chip
Selling leads
|
...Chip Enable (CE) and three-state drivers. These devices have an automatic power-down feature that reduces power consumption by more than 65% when ...
2024-12-09 22:41:44
|
|
...power-down when deselected • CMOS for optimum speed/power • High speed — 15 ns • Low active power — 660 mW (commercial) — 688 mW (military—20 ns) • ...
2024-12-09 22:41:44
|
|
... boosts performance through: ■ 32-bit ARM Cortex-M3 core plus DMA controller at up to 80 MHz ■ Ultra low power with industry’s widest voltage range ...
2024-12-09 22:21:35
|
|
...power, 5V-only CMOS parallel EEPROM organized as 64K x 8-bits. It requires a simple interface for in-system programming. On-chip address and data ...
2024-12-09 22:41:56
|
|
...PHEMT MMIC Low Noise Amplifi er (LNA) housed in a leadless “Pb free” RoHS compliant SMT package. The HMC516LC5 provides 20 dB of small signal gain, ...
2024-12-09 22:21:23
|
|
... space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation ...
2024-12-09 22:21:23
|
|
... instructions for digital signal processing (DSP). The MPC5644A has two levels of memory hierarchy consisting of 8 KB of instruction cache, backed ...
2024-12-09 22:21:23
|
|
...Chip microcontroller based on the AVR32 UC RISC processor running at frequencies up to 66MHz. AVR32 UC is a high-performance 32-bit RISC microproce...
2024-12-09 22:21:35
|
|
... instructions for digital signal processing (DSP). The MPC5644A has two levels of memory hierarchy consisting of 8 KB of instruction cache, backed ...
2024-12-09 22:21:35
|
|
|
... instructions for digital signal processing (DSP). The MPC5644A has two levels of memory hierarchy consisting of 8 KB of instruction cache, backed ...
2024-12-09 22:21:35
|