81 - 90 of 134
ibutton eeprom memory chips
Selling leads
|
...chip DSPIC30F2010-30I/SP High-Performance Modified RISC CPU: • Modified Harvard architecture • C compiler optimized instruction set architecture • ...
2025-09-08 18:21:35
|
|
...memory, integrated EEPROM, 10-bit ADC, multiple timers, 2 UARTs, SPI, I²C, and CAN interfaces. Key Features Core Architecture Maximum CPU frequency...
2026-03-26 00:27:26
|
|
...EEPROM, 10-bit ADC, 3 timers, and UART/SPI/I²C interfaces Key Features Core Architecture 16 MHz advanced STM8 core with Harvard architecture 3...
2026-03-28 00:27:28
|
|
... architecture, 3-stage pipeline, extended instruction set Performance: Up to 24 MHz max frequency, 20 MIPS at 24 MHz Memory: Up to 128 KB Flash, 2
2026-03-28 00:27:28
|
|
...memory, integrated EEPROM, 10-bit ADC, multiple timers, 2 UARTs, SPI, I²C, and CAN interfaces. Key Features Core: Max fCPU up to 24 MHz, 0 wait ...
2026-04-11 00:29:11
|
|
W9864G6KH-6I 1M 4 BANKS 16 BITS SDRAM High-speed Synchronous Dynamic Random Access Memory Product Specifications Part Number Speed Grade Self Refresh ...
2026-03-25 07:30:19
|
|
DDR4 4Gb SDRAM Memory Chip Refresh IMD256M16R4ABD8LY DDR4 SDRAM IMD256M16R4ABD8LY – 32 Meg x 16 x 8 Banks Features VDD = VDDQ = 1.2V ±60mV VPP = 2.......
2026-07-28 00:32:10
|
|
...Chip, 100 ppm/C Voltage Reference High Speed 200 kSPS DMA Controller for High Speed ADC-to-RAM Capture 2 12-Bit Voltage Output DACs On-Chip ...
2025-10-31 00:17:31
|
|
... for High Speed ADC-to-RAM Capture 2 12-Bit (Monotonic) Voltage Output DACs Dual Output PWM/- DACs On-Chip Temperature Sensor Function 3 C On-Chip ...
2025-11-06 00:20:06
|
|
2Gbit(256x8) NAND Flash Chip IMS2G083ZZC1S-WP FEATURES SUMMARY Single level cell technology OPEN NAND FLASH INTERFACE(ONFI) 1.0 COMPLIANT POWER SUPPLY ...
2025-09-17 00:18:17
|