EPM240GT100C3N CPLD Complex Programmable Logic Device Black CPLD - Complex
|
It contains a two-dimensional row- and column-based architecture to implement custom logic. Row and column interconnects provide signal interconnects between the logic array blocks (LABs). The logic array consists of LABs, with 10 logic elements (LEs) in each LAB. An LE is a small unit of logic providing efficient implementation of user logic functions. LABs are grouped into rows and columns across the device. The MultiTrack interconnect provides fast granular timing delays between LABs. The fast routing between LEs provides minimum timing delay for added levels of logic versus globally routed interconnect structures. The MAX II device I/O pins are fed by I/O elements (IOE) located at the ends of LAB rows and columns around the periphery of the device. Each IOE contains a bidirectional I/O buffer with several advanced features. I/O pins support Schmitt trigger inputs and various single-ended standards, such as 66-MHz, 32-bit PCI, and LVTTL. MAX II devices provide a global clock network. The global clock network consists of four global clock lines that drive throughout the entire device, providing clocks for all resources within the device. The global clock lines can also be used for control signals such as clear, preset, or output enable.
|
||||||||||||||||||||||||
Product Tags: programmable integrated circuit EPM240GT100C3N Programmable Logic Devices EPM240GT100C3N |
![]() |
new PBLS2022D,115 original Fast delivery BOM list Quotation PBLS2022D,115 |
![]() |
new PBLS1503Y,115 original Fast delivery BOM list Quotation PBLS1503Y,115 |
![]() |
Hot offer 100% original integrated circuit TXS0104EZXUR - 40 C to + 85 C |
![]() |
M4 MCU Microcontroller Unit AT32F407AVCT7 STM32F107VCT6 STM32F107VBT6 STM32F207VGT6 STM32F207VET6 STM32F207VCT6 |
![]() |
MCU M4 Microcontroller Unit AT32F415RBT7 STM32F072RBT6 STM32F072R8T6 Flash 128kb |
![]() |
64kb Flash M4 MCU Microcontroller Unit AT32F415R8T7 PIN To PIN Alternative STM32F072R8T6 |