XC4VSX55-10FF1148I Programmable IC Chips Platform Flash In-System Programmable Configuration PROMS

Platform Flash In-System Programmable Configuration PROMS

Features

• In-System Programmable PROMs for Configuration of Xilinx FPGAs

• Low-Power Advanced CMOS NOR FLASH Process

• Endurance of 20,000 Program/Erase Cycles

• Operation over Full Industrial Temperature Range (–40°C to +85°C)

• IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing

• JTAG Command Initiation of Standard FPGA Configuration

• Cascadable for Storing Longer or Multiple Bitstreams

• Dedicated Boundary-Scan (JTAG) I/O Power Supply (VCCJ)

• I/O Pins Compatible with Voltage Levels Ranging From 1.5V to 3.3V

• Design Support Using the Xilinx Alliance ISE and Foundation ISE Series Software Packages

• XCF01S/XCF02S/XCF04S

   ♦ 3.3V supply voltage

   ♦ Serial FPGA configuration interface (up to 33 MHz)

   ♦ Available in small-footprint VO20 and VOG20 packages.

• XCF08P/XCF16P/XCF32P

   ♦ 1.8V supply voltage

   ♦ Serial or parallel FPGA configuration interface (up to 33 MHz)

   ♦ Available in small-footprint VO48, VOG48, FS48, and FSG48 packages

   ♦ Design revision technology enables storing and accessing multiple design revisions for configuration

   ♦ Built-in data decompressor compatible with Xilinx advanced compression technology

Description

Xilinx introduces the Platform Flash series of in-system programmable configuration PROMs. Available in 1 to 32 Megabit (Mbit) densities, these PROMs provide an easy-to-use, cost-effective, and reprogrammable method for storing large Xilinx FPGA configuration bitstreams. The Platform Flash PROM series includes both the 3.3V XCFxxS PROM and the 1.8V XCFxxP PROM. The XCFxxS version includes 4-Mbit, 2-Mbit, and 1-Mbit PROMs that support Master Serial and Slave Serial FPGA configuration modes (Figure 1). The XCFxxP version includes 32-Mbit, 16-Mbit, and 8-Mbit PROMs that support Master Serial, Slave Serial, Master SelectMAP, and Slave SelectMAP FPGA configuration modes (Figure 2).

Figure 1: XCFxxS Platform Flash PROM Block Diagram

Figure 2: XCFxxP Platform Flash PROM Block Diagram

Absolute Maximum Ratings

Notes:

1. Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the device pins can undershoot to –2.0V or overshoot to +7.0V, provided this over- or undershoot lasts less then 10 ns and with the forcing current being limited to 200 mA.
2. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time adversely affects device reliability.
3. For soldering guidelines, see the information on "Packaging and Thermal Characteristics" at www.xilinx.com.