China Flash Memory IC Chip manufacturer
ChongMing Group (HK) Int'l Co., Ltd
CHONGMING GROUP (HK) INT'L CO., LTD.
3
Home > Products > Amplifier IC Chips >

74HC00D Electronic IC Chips Quad 2-input NAND gate

Browse Categories

ChongMing Group (HK) Int'l Co., Ltd

City: shenzhen

Country/Region:china

Tel:86-755-88367702

Contact Person:
Ms.Doris Guo
View Contact Details

74HC00D Electronic IC Chips Quad 2-input NAND gate

Model Number 74HC00D
Certification new & original
Place of Origin original factory
Minimum Order Quantity 10pcs
Price Negotiate
Payment Terms T/T, Western Union, Paypal
Supply Ability 7300pcs
Delivery Time 1 day
Packaging Details Please contact me for details
Description IC GATE NAND 4CH 2-INP 14SOIC
supply voltage −0.5 to +7.0 V
input diode current ±20 mA
output diode current ±20 mA
output source or sink current ±25 mA
VCC or GND current ±50 mA
storage temperature −65 to +150 °C
power dissipation 500 mW
packages DIP14, SO14, SSOP14 and TSSOP14, DHVQFN14
Detailed Product Description

 
74HC00; 74HCT00
Quad 2-input NAND gate
 
FEATURES
• Complies with JEDEC standard no. 8-1A
• ESD protection:
  HBM EIA/JESD22-A114-A exceeds 2000 V
  MM EIA/JESD22-A115-A exceeds 200 V
• Specified from −40 to +85 °C and −40 to +125 °C.
 
DESCRIPTION
The 74HC00/74HCT00 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.
 
The 74HC00/74HCT00 provide the 2-input NAND function.
 
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns.

SYMBOLPARAMETERCONDITIONSTYPICALUNIT
74HC0074HCT00
tPHL/tPLHpropagation delay nA, nB to nYCL = 15 pF; VCC = 5 V710ns
CIinput capacitance 3.53.5pF
CPDpower dissipation capacitance per gatenotes 1 and 22222pF

Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW).
    PD = CPD × VCC2 × fi × N + Σ(CL × VCC2 × fo) where:
    fi = input frequency in MHz;
    fo = output frequency in MHz;
    CL = output load capacitance in pF;
    VCC = supply voltage in Volts;
    N = total load switching outputs;
    Σ(CL × VCC2 × fo) = sum of the outputs.
2. For 74HC00 the condition is VI = GND to VCC.
    For 74HCT00 the condition is VI = GND to VCC − 1.5 V.
 
Fig.1 Pin configuration DIP14, SO14 and (T)SSOP14.

 
Fig.2 Pin configuration DHVQFN14.                                   Fig.3 Logic diagram (one gate).

             
 
           
 
 
 
 
 
 
 
 
 
 
Fig.4 Function diagram.                                      Fig.5 IEC logic symbol.

 
 
 

Product Tags: electronic integrated circuit   linear integrated circuits  
Related Products
Email to this supplier
 
From:
Enter your Email please.
To: ChongMing Group (HK) Int'l Co., Ltd
Subject:
Message:
Characters Remaining: (80/3000)