China Flash Memory IC Chip manufacturer
ChongMing Group (HK) Int'l Co., Ltd
CHONGMING GROUP (HK) INT'L CO., LTD.
3
Home > Products > Flash Memory IC Chip >

SN74LVC2G74DCUR 10 μA Max ICC Programmable Logic ICS Flip Flops Positive Edge Trig

Browse Categories

ChongMing Group (HK) Int'l Co., Ltd

City: shenzhen

Country/Region:china

Tel:86-755-88367702

Contact Person:
Ms.Doris Guo
View Contact Details

SN74LVC2G74DCUR 10 μA Max ICC Programmable Logic ICS Flip Flops Positive Edge Trig

Brand Name TI
Model Number SN74LVC2G74DCUR
Minimum Order Quantity Contact us
Price Contact us
Payment Terms Paypal, Western Union, TT
Supply Ability 50000 Pieces per Day
Delivery Time The goods will be shipped within 3 days once received fund
Packaging Details VSSOP8
Description Flip Flop 1 Element D-Type 1 Bit Positive Edge 8-VFSOP (0.091", 2.30mm Width)
Supply Voltage - Min 1.65 V
Supply Voltage - Max 5.5 V
Minimum Operating Temperature - 40 C
Maximum Operating Temperature + 125 C
Mounting Style SMD/SMT
Package / Case VSSOP-8
Detailed Product Description

SN74LVC2G74DCUR Programmable Logic ICS Flip Flops Positive Edge Trig

 

1 Features

  • Available in the Texas Instruments NanoFreeTM Package
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Maxtpd of5.9nsat3.3V
  • Low Power Consumption, 10-μA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce) <0.8VatVCC =3.3V,TA =25°C
  • Typical VOHV (Output VOH Undershoot) >2VatVCC =3.3V,TA =25°C
  • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
  • – 2000-V Human-Body Model
  • – 200-V Machine Model
  • – 1000-V Charged-Device Model

 

2 Applications

  • Servers
  • LED displays
  • Network switch
  • Telecom infrastructure
  • Motor drivers
  • I/O Expanders

 

3 Description

This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation.

NanoFreeTM package technology is a major breakthrough in IC packaging concepts, using the die as the package.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Device Information

PART NUMBER

PACKAGE

BODY SIZE

SN74LVC2G74

SM8 (8)

2.95 mm × 2.80 mm

VSSOP (8)

2.30 mm × 2.00 mm

DSBGA (8)

1.91 mm × 0.91 mm

Product Tags: programmable computer chip   logic integrated circuits  
Related Products
Email to this supplier
 
From:
Enter your Email please.
To: ChongMing Group (HK) Int'l Co., Ltd
Subject:
Message:
Characters Remaining: (80/3000)